


Formal Methods and Tools for Software Product Lines

Maurice ter Beek



joint work with Ferruccio Damiani, Luca Paolini, Giordano Scarso (University of Turin, IT), Michael Lienhardt (ONERA, FR) and Franco Mazzanti (FMT, CNR-ISTI, Pisa, IT)

UNSAAC, Cusco, Peru, November 30th, 2023

- Member of FMT lab at CNR–ISTI since '03, lab head since '19
- MSc ('96) and PhD ('03) degrees from Leiden University (NL)
- Positions in HU ('95-'96, '02), BE ('05), IT ('00-'01), NL ('12-'13, '15)

Participation in **ICTAC 2023** (UTEC, Lima, next week)

Tutorial on Tuesday, December 5th, 11:00–12:30

Formal Methods and Tools for Software Product Lines

Maurice ter Beek

Participation in **ICTAC 2023** (UTEC, Lima, next week)

Tutorial on Tuesday, December 5th, 11:00–12:30

Formal Methods and Tools for Software Product Lines

Maurice ter Beek

Paper on Thursday, December 7th, 16:00–16:30

Realisability of Global Models of Interaction

Maurice ter Beek, Rolf Hennicker, and José Proença

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain


Software Product Line Engineering

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain





Develop a family of products from a **common reference model** (usually in terms of features) and **mass customisation** (to serve different markets)

Develop a family of products from a **common reference model** (usually in terms of features) and **mass customisation** (to serve different markets)

Two main differences with classical software engineering

- Two distinct development processes

- Variability in terms of features

Develop a family of products from a **common reference model** (usually in terms of features) and **mass customisation** (to serve different markets)

Two main differences with classical software engineering

- Two distinct development processes
 - **Domain engineering**: develop reusable domain artefacts
 - **Application engineering**: develop individual products by reusing domain artefacts
- Variability in terms of features

Develop a family of products from a **common reference model** (usually in terms of features) and **mass customisation** (to serve different markets)

Two main differences with classical software engineering

- Two distinct development processes
 - **Domain engineering**: develop reusable domain artefacts
 - **Application engineering**: develop individual products by reusing domain artefacts
- Variability in terms of features
 - **Common features** that are part of all products
 - **Variable features** that can be selected per product

- What is a feature?

- What is a feature?
 - End-user visible behaviour or property of a system. . .

- What is a feature?
 - End-user visible behaviour or property of a system. . .
 - . . . that may be optional and/or may have alternatives


- What is a feature?
 - End-user visible behaviour or property of a system. . .
 - . . . that may be optional and/or may have alternatives
- Features represent **commonalities and variabilities** of (software) systems



Reference	Definition
Kang <i>et al.</i> [3]	<i>"a prominent or distinctive user-visible aspect, quality or characteristic of a software system or systems"</i>
Kang <i>et al.</i> [8]	<i>"distinctively identifiable functional abstractions that must be implemented, tested, delivered, and maintained"</i>
Eisenecker and Czarnecki [6]	<i>"anything users or client programs might want to control about a concept"</i>
Bosch <i>et al.</i> [9]	<i>"A logical unit of behaviour specified by a set of functional and non-functional requirements."</i>
Chen <i>et al.</i> [10]	<i>"a product characteristic from user or customer views, which essentially consists of a cohesive set of individual requirements"</i>
Batory [11]	<i>"an elaboration or augmentation of an entity(s) that introduces a new service, capability or relationship"</i>
Batory <i>et al.</i> [12]	<i>"an increment in product functionality"</i>
Apel <i>et al.</i> [13]	<i>"a structure that extends and modifies the structure of a given program in order to satisfy a stakeholder's requirement, to implement and encapsulate a design decision, and to offer a configuration option."</i>



Typically, only a subset of feature combinations is **valid**



Product \Leftrightarrow valid feature combination (configuration)



Product \Leftrightarrow valid feature combination (configuration)



Product line \Leftrightarrow set of valid feature combinations of a domain



- Compact representations of all products of a product family in terms of their features

- Compact representations of all products of a product family in terms of their features
- **Feature diagram/model**: hierarchical tree structure, with the family as its root, features as its nodes and possibly further cross-tree constraints

Kang *et al.*, Feature-Oriented Domain Analysis (FODA) Feasibility Study, SEI@CMU'90

- Compact representations of all products of a product family in terms of their features
- **Feature diagram/model**: hierarchical tree structure, with the family as its root, features as its nodes and possibly further cross-tree constraints

Kang *et al.*, Feature-Oriented Domain Analysis (FODA) Feasibility Study, SEI@CMU'90

- **Orthogonal Variability Model** Pohl, Requirements Engineering, 2010, etc.

- Compact representations of all products of a product family in terms of their features
- **Feature diagram/model**: hierarchical tree structure, with the family as its root, features as its nodes and possibly further cross-tree constraints

Kang *et al.*, Feature-Oriented Domain Analysis (FODA) Feasibility Study, SEI@CMU'90

- **Orthogonal Variability Model** Pohl, Requirements Engineering, 2010, etc.
- **Common Variability Language (CVL)**: OMG's (failed) effort to standardise variability modelling as a separate and generic language to define variability on base models

- Compact representations of all products of a product family in terms of their features
- **Feature diagram/model**: hierarchical tree structure, with the family as its root, features as its nodes and possibly further cross-tree constraints

Kang *et al.*, Feature-Oriented Domain Analysis (FODA) Feasibility Study, SEI@CMU'90

- **Orthogonal Variability Model** Pohl, Requirements Engineering, 2010, etc.
- **Common Variability Language (CVL)**: OMG's (failed) effort to standardise variability modelling as a separate and generic language to define variability on base models
- **Universal Variability Language (UVL)**: latest community effort (6th International Workshop on Languages for Modelling Variability: MODEVAR@VaMoS'24)

- **Improved communication** with different stakeholders (e.g., communicate to customers which variants can be selected at which variation points)

- **Improved communication** with different stakeholders (e.g., communicate to customers which variants can be selected at which variation points)
- **Transparent decisions**, i.e., the originator of a variation point is forced to state the rationale for introducing variability in a specific domain artefact

- **Improved communication** with different stakeholders (e.g., communicate to customers which variants can be selected at which variation points)
- **Transparent decisions**, i.e., the originator of a variation point is forced to state the rationale for introducing variability in a specific domain artefact
- Relationships between requirements and variants become **traceable** (e.g., stakeholders can document which requirements, design, implementation and test artefacts are influenced by a variant)

Allowed choices of variants at a specific variation point

Allowed choices of variants at a specific variation point

- **Mandatory variant**: if the variation point is selected, this variant *must* always be selected

Allowed choices of variants at a specific variation point

- **Mandatory variant:** if the variation point is selected, this variant *must* always be selected
- **Optional variant:** if the variation point is selected, this variant *may* be selected but it does not have to be

Allowed choices of variants at a specific variation point

- **Mandatory variant**: if the variation point is selected, this variant *must* always be selected
- **Optional variant**: if the variation point is selected, this variant *may* be selected but it does not have to be
- **Alternative choice**, i.e., a collection of at least two optional variants, possibly together with a [min . . . max] notation to indicate the permissible number of variants to be selected: if the variation point is selected, at least “min” variants *must* be selected while at most “max” variants *may* be selected

Cross-tree constraints

Cross-tree constraints

- **Requires:** indicates that the presence of one feature requires the presence of another feature

Cross-tree constraints

- **Requires:** indicates that the presence of one feature requires the presence of another feature
- **Excludes:** indicates that the presence of two features is mutually exclusive

Cross-tree constraints

- **Requires:** indicates that the presence of one feature requires the presence of another feature
- **Excludes:** indicates that the presence of two features is mutually exclusive

Quantitative constraints

Cross-tree constraints

- **Requires**: indicates that the presence of one feature requires the presence of another feature
- **Excludes**: indicates that the presence of two features is mutually exclusive

Quantitative constraints

- **Feature attributes (non-functional)**: $cost(feature) = 7$, etc.

Cross-tree constraints

- **Requires**: indicates that the presence of one feature requires the presence of another feature
- **Excludes**: indicates that the presence of two features is mutually exclusive

Quantitative constraints

- **Feature attributes (non-functional)**: $cost(\text{feature}) = 7$, etc.
- $cost(\text{product}) = \sum \{cost(\text{feature}) \mid \text{feature} \in \text{product}\}$

1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)

1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)
2. After having inserted a coin, the user has to be offered the option to choose whether or not (s)he wants sugar in her/his beverage, after which (s)he has to be offered to select a beverage (**mandatory** features)


1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)
2. After having inserted a coin, the user has to be offered the option to choose whether or not (s)he wants sugar in her/his beverage, after which (s)he has to be offered to select a beverage (**mandatory** features)
3. The choice of beverages offered by a coffee machine may vary (the options being cappuccino, coffee and tea), but every coffee machine must offer at least one beverage (**or** relation among features);

1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)
2. After having inserted a coin, the user has to be offered the option to choose whether or not (s)he wants sugar in her/his beverage, after which (s)he has to be offered to select a beverage (**mandatory** features)
3. The choice of beverages offered by a coffee machine may vary (the options being cappuccino, coffee and tea), but every coffee machine must offer at least one beverage (**or** relation among features);
furthermore, whenever a coffee machine offers cappuccino, then it must offer coffee as well, while tea may only be offered by coffee machines for the European market (**requires** and **excludes** relations among features)


1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)
2. After having inserted a coin, the user has to be offered the option to choose whether or not (s)he wants sugar in her/his beverage, after which (s)he has to be offered to select a beverage (**mandatory** features)
3. The choice of beverages offered by a coffee machine may vary (the options being cappuccino, coffee and tea), but every coffee machine must offer at least one beverage (**or** relation among features);
furthermore, whenever a coffee machine offers cappuccino, then it must offer coffee as well, while tea may only be offered by coffee machines for the European market (**requires** and **excludes** relations among features)
4. Optionally, a ringtone may be rung after the coffee machine has delivered the chosen beverage (**optional** feature)


1. Initially, a coin must be inserted: either a €, exclusively in case of coffee machines for the European market, or a \$, exclusively in case of coffee machines for the Canadian market (**alternative** features)
2. After having inserted a coin, the user has to be offered the option to choose whether or not (s)he wants sugar in her/his beverage, after which (s)he has to be offered to select a beverage (**mandatory** features)
3. The choice of beverages offered by a coffee machine may vary (the options being cappuccino, coffee and tea), but every coffee machine must offer at least one beverage (**or** relation among features);
furthermore, whenever a coffee machine offers cappuccino, then it must offer coffee as well, while tea may only be offered by coffee machines for the European market (**requires** and **excludes** relations among features)
4. Optionally, a ringtone may be rung after the coffee machine has delivered the chosen beverage (**optional** feature)
5. As soon as the user has taken her/his beverage, the coffee machine must return in its idle state

Example: coffee machine feature model



Example: coffee machine attributed feature model






Example: a product line of Lego minifigures



(16 valid feature combinations)

'Feature model' for configuring the 16 valid products



(allowing more...)



Configure your 11-inch MacBook Air

[Hardware](#) | [Service and Support](#) | [Accessories](#) | [Printers](#)

▼ Hardware



Processor

Enjoy incredible performance from fourth-generation Intel Core processors. Choose the speed and processor you want.

[Learn more](#) ▼

- 1.3GHz Dual-Core Intel Core i5, Turbo Boost up to 2.6GHz
- 1.7GHz Dual-Core Intel Core i7, Turbo Boost up to 3.3GHz [+ £130.00]

Memory

More memory (RAM) increases overall performance and enables your computer to run more applications at the same time.

[Learn more](#) ▼

- 4GB 1600MHz LPDDR3 SDRAM
- 8GB 1600MHz LPDDR3 SDRAM [+ £80.00]

Storage

Your MacBook Air comes as standard with flash storage. Flash storage has no moving parts and provides faster responsiveness and enhanced durability.

[Learn more](#) ▼

- 256GB Flash Storage
- 512GB Flash Storage [+ £240.00]



Summary

£1,029.00 incl. VAT

[Special 0% financing](#)

[Estimate Payments](#)

Dispatched:


Within 24 hours

Free Delivery

[Add to Basket](#) ▼

 Gift package available

Contact Us

 0800 048 0408

 [Live Chat](#)

Specifications

1.3GHz Dual-Core Intel Core i5, Turbo Boost up to 2.6GHz

4GB 1600MHz LPDDR3 SDRAM

256GB Flash Storage

Backlit Keyboard (British) & User's Guide (English)

Configure your BMW vehicle


http://www.bmw.com/en/general/carconfigurator/content.html

BMW dealer Brochures Corporate/Direct Sales Shop BMW Financial Services Used Vehicles Search

Home 1 2 3 4 5 6 7 X Z4 BMW M BMW i BMW Owners BMW Insights

Configure vehicle

The International BMW website



BMW
Driving Pleasure

Configure your BMW vehicle

Are you interested in configuring your ideal BMW? Please select a country to visit the configurator in the Virtual Center or contact your local BMW dealer who will be happy to answer all your questions about the BMW model you are interested in.

Related topics



Request information
Order product catalogues,
brochures and equipment
lists direct from BMW.

FIND YOUR BMW.



Filter

> Reset filter

Budget

Vehicle type

All

Petrol

Diesel

Hybrid

Electric Vehicle

Body type

Saloon

Touring

Convertible

Coupé

Gran Turismo

Sports Hatch

Roadster

Sports Activity Coupé

Sports Activity Vehicle

Number of seats

30 Vehicles **465 Model variants**



BMW 1 Series 3-door Sports Hatch (34)
from £ 17,775.00



BMW 1 Series 5-door Sports Hatch (39)
from £ 18,305.00



BMW 2 Series Coupé (14)
from £ 24,265.00



BMW 3 Series Saloon (56)
from £ 23,550.00



BMW 3 Series Touring (54)
from £ 24,865.00



BMW 3 Series Gran Turismo (39)
from £ 29,200.00

So why have variability?

Flexibility to deliver

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is it an advantage then? Yes, but...

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is it an advantage then? Yes, but...

- **Requirements engineering** becomes more complex

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is it an advantage then? Yes, but...

- **Requirements engineering** becomes more complex
- **Deployment** becomes more complex

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is is an advantage then? Yes, but...

- **Requirements engineering** becomes more complex
- **Deployment** becomes more complex
- **Sales** becomes more complex

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is is an advantage then? Yes, but...

- **Requirements engineering** becomes more complex
- **Deployment** becomes more complex
- **Sales** becomes more complex
- **Updates** become WAY more complex

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is is an advantage then? Yes, but...

- **Requirements engineering** becomes more complex
- **Deployment** becomes more complex
- **Sales** becomes more complex
- **Updates** become WAY more complex
- **Testing** becomes more complex (all configurations need to be tested)

Flexibility to deliver

- Different versions of products based on the **same trunk** of code (Windows XP professional, Windows XP Home edition, etc.)
- Onto different **platforms** (a Linux, a Mac and a Windows version)
- With different **components** (Windows Media Player, iTunes, etc.)
- Onto different **plug-in** products, etc., etc., etc.

Is is an advantage then? Yes, but. . .

- **Requirements engineering** becomes more complex
- **Deployment** becomes more complex
- **Sales** becomes more complex
- **Updates** become WAY more complex
- **Testing** becomes more complex (all configurations need to be tested)

*“We always have 126,000,000 different bicycles in store!
(but only the parts for 1,000. . .)”*

33 optional, independent
features



a unique configuration/variant for every

person on this planet

320 optional, independent
features

more configurations/variants than estimated

atoms in the universe

Behavioural variability modelling and analysis

Part I


- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

- Configurable (software) system whose variants (products) differ by the provided **features**, i.e. the functionality that is relevant for an end-user

- Configurable (software) system whose variants (products) differ by the provided features, i.e. the functionality that is relevant for an end-user



Feature Model (diagram) of a beverage vending machine


- Configurable (software) system whose variants (products) differ by the provided features, i.e. the functionality that is relevant for an end-user



Benavides *et al.*, Automated Analysis of Feature Models 20 Years Later: a Literature Review. *Inf. Syst.*, 2010

Meinicke, Thüm *et al.*, Mastering Software Variability with FeatureIDE, 2017

- Configurable (software) system whose variants (products) differ by the provided features, i.e. the functionality that is relevant for an end-user





Benavides *et al.*, Automated Analysis of Feature Models 20 Years Later: a Literature Review. *Inf. Syst.*, 2010

Meinicke, Thüm *et al.*, Mastering Software Variability with FeatureIDE, 2017

- Popular in embedded / critical systems domain: formal modelling and analysis techniques to prove SPL **behaviour** correct are widely studied
Thüm *et al.*, A classification and survey of analysis strategies for SPLs. *ACM Comput. Surv.*, 2014
- Challenge known formal methods & tools by potentially high number of different variants, each giving rise to a large state space, in general

- Configurable (software) system whose variants (products) differ by the provided features, i.e. the functionality that is relevant for an end-user



Benavides *et al.*, Automated Analysis of Feature Models 20 Years Later: a Literature Review. *Inf. Syst.*, 2010

Meinicke, Thüm *et al.*, Mastering Software Variability with FeatureIDE, 2017

- Popular in embedded / critical systems domain: formal modelling and analysis techniques to prove SPL behaviour correct are widely studied

Thüm *et al.*, A classification and survey of analysis strategies for SPLs. *ACM Comput. Surv.*, 2014

- Challenge known formal methods & tools by potentially high number of different variants, each giving rise to a large state space, in general

⇒ Lift success stories known for single systems (products) to *sets* of products (families) by exploiting **variability** modelling and analysis

(type checking, static analysis, model checking, theorem proving, testing, etc.)




Product-Based Analysis

Family-Based Analysis

Feature-Based Analysis



- 👍 Simple, brute-force approach
- 👍 Make use of standardly available, highly optimised analysis tools



- 👍 Simple, brute-force approach
- 👍 Make use of standardly available, highly optimised analysis tools
- 👎 Number of product variants is exponential in number of features
- 👎 Same piece of behaviour or code is verified numerous times, as many times as the number of variants that are able to execute it






- 👍 Beneficial in case of many products with substantial similarities
- 👍 Same piece of behaviour (or code) is verified only once, regardless of how many variants can produce it



- 👍 Beneficial in case of many products with substantial similarities
- 👍 Same piece of behaviour (or code) is verified only once, regardless of how many variants can produce it
- 👎 More complex analysis tasks
- 👎 Requires (compact) family models (superimposed, *150% models*)


-  Beneficial in case of many products with substantial similarities
-  Same piece of behaviour (or code) is verified only once, regardless of how many variants can produce it


-  More complex analysis tasks
-  Requires (compact) family models (superimposed, *150% models*)



-  Dedicated **variability-based** models, logics, and model checkers (e.g. FTS, MTS ν , Feature Net, PL-CCS, fLTL, fCTL, ν -ACTL, QFLan, SNIP, VMC)



-  Beneficial in case of many products with substantial similarities
-  Same piece of behaviour (or code) is verified only once, regardless of how many variants can produce it


-  More complex analysis tasks
-  Requires (compact) family models (superimposed, *150% models*)


-  Dedicated **variability-based** models, logics, and model checkers (e.g. FTS, MTS ν , Feature Net, PL-CCS, fLTL, fCTL, ν -ACTL, QFLan, SNIP, VMC)

-  Dedicated model checkers need to be maintained and optimised

-  Beneficial in case of many products with substantial similarities
-  Same piece of behaviour (or code) is verified only once, regardless of how many variants can produce it

-  More complex analysis tasks
-  Requires (compact) family models (superimposed, *150% models*)

-  Dedicated **variability-based** models, logics, and model checkers (e.g. FTS, MTS_v, Feature Net, PL-CCS, fLTL, fCTL, v-ACTL, QFLan, SNIP, VMC)

-  Dedicated model checkers need to be maintained and optimised

Dimovski et al., Family-based model checking without a family-based model checker @ SPIN'15

Chrszon et al., Family-based modeling and analysis for probabilistic systems: featuring ProFeat @ FASE'16

ter Beek et al., Family-Based Model Checking with mCRL2 @ FASE'17

Dimovski et al., Variability-specific Abstraction Refinement for Family-based Model Checking @ FASE'17

Dimovski, Abstract Family-Based Model Checking Using Modal Featured Transition Systems @ FASE'18 34

ter Beek et al., Family-Based SPL Model Checking Using Parity Games with Variability @ FASE'20



Featured Transition Systems (FTSs)


Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - **Featured Transition System (FTS)**
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments


Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

A **Labelled Transition System** (LTS) is a quadruple (S, Σ, s_0, δ) with states S , actions Σ , initial state s_0 , and transitions $\delta \subseteq S \times \Sigma \times S$



A **Labelled Transition System** (LTS) is a quadruple (S, Σ, s_0, δ) with states S , actions Σ , initial state s_0 , and transitions $\delta \subseteq S \times \Sigma \times S$



S ① ② ③ ... ⑦ ⑧ ⑨

Σ pay change ... open take close

s_0  ①



δ

① $\xrightarrow{\text{pay}}$ ② ② $\xrightarrow{\text{change}}$ ③ ... ⑦ $\xrightarrow{\text{open}}$ ⑧ ⑧ $\xrightarrow{\text{take}}$ ⑨

⑨ $\xrightarrow{\text{close}}$ ①


An FTS adds to an LTS a feature model and so-called **feature expressions**

Classen et al., Model checking lots of systems @ ICSE'10, FTSs. *IEEE TSE*, 2013




Featured Transition System (FTS)

A **Featured Transition System** (FTS) is a sextuple $(S, \Sigma, s_0, \delta, F, \Lambda)$ with states S , actions Σ , initial state s_0 , (featured) transitions $\delta \subseteq S \times \Sigma \times \mathbb{B}(F) \times S$, with Boolean (feature) expressions $\mathbb{B}(F)$ over features F , and (product) configurations $\Lambda \subseteq \{\lambda : F \rightarrow \mathbb{B}\}$



A **Featured Transition System** (FTS) is a sextuple $(S, \Sigma, s_0, \delta, F, \Lambda)$ with states S , actions Σ , initial state s_0 , (featured) transitions $\delta \subseteq S \times \Sigma \times \mathbb{B}(F) \times S$, with Boolean (feature) expressions $\mathbb{B}(F)$ over features F , and (product) configurations $\Lambda \subseteq \{\lambda : F \rightarrow \mathbb{B}\}$




δ $\textcircled{1} \xrightarrow{\text{pay}|-f} \textcircled{2}$ $\textcircled{1} \xrightarrow{\text{free}|f} \textcircled{3}$ \dots

F v b f c s t


Λ {v,b,s,t} {v,b,s,c} \dots

A **Featured Transition System** (FTS) is a sextuple $(S, \Sigma, s_0, \delta, F, \Lambda)$ with states S , actions Σ , initial state s_0 , (featured) transitions $\delta \subseteq S \times \Sigma \times \mathbb{B}(F) \times S$, with Boolean (feature) expressions $\mathbb{B}(F)$ over features F , and (product) configurations $\Lambda \subseteq \{\lambda : F \rightarrow \mathbb{B}\}$



LTS $\mathcal{F}|_\lambda$ specified by configuration $\lambda \in \Lambda$ is called a **product** of \mathcal{F} [remove: 1) all featured transitions whose feature expressions are not satisfied by λ ; 2) all unreachable states and their outgoing transitions]


Feature model:



12 valid products


e.g., $\{v, b, s, t\}$, $\{v, b, s, c\}$

Feature model:




FTS of 12 valid products (LTSs)

e.g., $\{v, b, s, t\}$, $\{v, b, s, c\}$




Feature model:




12 valid products (LTSs)

e.g., $\{v, b, s, t\}$, $\{v, b, s, c\}$




Feature model:



12 valid products (LTSs)

e.g., $\{v, b, s, t\}$, $\{v, b, s, c\}$



Ambiguities in behavioural models

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - **Ambiguities: dead/false optional transitions, hidden deadlocks**
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain



Mimick anomaly detection known from feature model analysis in behavioural SPL models (FTSs) by automated static analysis:

1. dead transitions
2. false optional transitions
3. hidden deadlock states



Mimick anomaly detection known from feature model analysis in behavioural SPL models (FTSs) by automated static analysis:

1. dead transitions
2. false optional transitions
3. hidden deadlock states



Catch and offer means to remove possible ambiguities in FTSs:

1. Ambiguous FTSs are undesired: provide unclear ideas of the SPLs
2. Unambiguous FTSs pave way to efficient family-based verification

dead transition

an FTS transition not reachable in any product (LTS)

dead transition

an FTS transition not reachable in any product (LTS)

false optional transition a featured FTS transition which is

1. not dead
2. not annotated with feature expression \top (true, i.e., selected)
3. present in every FTS product in which its source state is present

dead transition

an FTS transition not reachable in any product (LTS)

false optional transition a featured FTS transition which is

1. not dead
2. not annotated with feature expression \top (true, i.e., selected)
3. present in every FTS product in which its source state is present

hidden deadlock state an FTS state which is

1. not a deadlock (i.e., it has outgoing transitions) in the FTS
2. a deadlock (i.e., no outgoing transitions) in some FTS product

Deadlock freedom is an important safety property: a system should not reach a state where no further action is possible, thus guaranteeing *progress* or *liveness*; for configurable systems, this extends to guaranteeing liveness for all system variants (products)

Transformation:

1. remove dead transitions

Transformation:

1. remove dead transitions
2. turn false optional transitions into *must* transitions (i.e., labelled with \top)

Transformation:

1. remove dead transitions
2. turn false optional transitions into *must* transitions (i.e., labelled with \top)
3. make hidden deadlock states s explicit:

Step (3) must be performed only for the hidden deadlock states that have not yet become explicit deadlock states upon the removal of dead transitions in step (1)

Transformation:

1. remove dead transitions
2. turn false optional transitions into *must* transitions (i.e., labelled with \top)
3. make hidden deadlock states s explicit:
 - 3.1 add a deadlock state $s_{\top} \notin S$



Step (3) must be performed only for the hidden deadlock states that have not yet become explicit deadlock states upon the removal of dead transitions in step (1)

Transformation:


1. remove dead transitions
2. turn false optional transitions into *must* transitions (i.e., labelled with \top)
3. make hidden deadlock states s explicit:
 - 3.1 add a deadlock state $s_{\dagger} \notin S$
 - 3.2 $\forall s$: add a *deadlock transition* from s to s_{\dagger} labelled with $\dagger \notin \Sigma$ and with a feature expression that negates the disjunction of the feature expressions of all outgoing transitions of s

Step (3) must be performed only for the hidden deadlock states that have not yet become explicit deadlock states upon the removal of dead transitions in step (1)

Feature Model: $f_1 \oplus f_2$




$$\mathcal{F}|_{\lambda_1} = \mathcal{F}'|_{\lambda_1}$$



$$\mathcal{F}|_{\lambda_2}$$





$$\mathcal{F}'|_{\lambda_2}$$




products $\lambda_1 = \{f_1\}$ and $\lambda_2 = \{f_2\}$

Feature Model: $f_1 \oplus f_2$




$$\mathcal{F}|_{\lambda_1} = \mathcal{F}'|_{\lambda_1}$$





$$\mathcal{F}|_{\lambda_2}$$



$$\mathcal{F}'|_{\lambda_2}$$



products $\lambda_1 = \{f_1\}$ and $\lambda_2 = \{f_2\}$



Efficient static analysis of FTSs

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v -ACTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

Recall: family-based (all-in-one) analysis

- The analysis of ambiguities for a **single SPL's product** is an expensive (feasible) task that can be automatised
- To apply the “brute force” by analysing **all products of an SPL** is too expensive to be used in concrete cases
- However products of an SPL share a common “piece of code”, thus analysing each product individually (brute-force analysis) would involve a lot of **redundancy**

How to leverage this commonality and analyse the whole product line at once, bringing the total analysis time down, is a our goal!

FTS ambiguity detection problem is NP-complete: we used a SAT tool!

FTS ambiguity detection problem is **NP-complete**: we used a SAT tool!

- We implemented our algorithm in Z3
- We made our implementation publicly available, including all examples used in the rest of these slides
- Our artefact received the ACM reusable badge:



[SPLC'19]

Z3 is a cross-platform Satisfiability Modulo Theories (SMT) solver (that includes a SAT solver) developed by Microsoft:

- it is freely available under the MIT license
- it supports arithmetic, fixed-size bit-vectors, extensional arrays, datatypes, uninterpreted functions, and quantifiers
- its typical applications are static checking, test-case generation, and predicate abstraction


Examples and benchmark experiments

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: examples and benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain



Result of static analysis on FTS

Vending Machine: live

LIVE STATES = [1,2,3,4,5,6,7,8,9]

DEAD TRANSITIONS = []

FALSE OPTIONAL TRANSITIONS = [(2,3),(4,1),(5,7),(6,7),(8,9),(9,1)]

HIDDEN DEADLOCK STATES = []

FTS	characteristics			results of static analysis				computational effort	
	S	$ \delta $	$ \Sigma $	live-ness	# dead transitions	# false optional transitions	# hidden deadlock states	run-time (s)	memory usage (Mb)
Vending machine <small>Classen, PhD thesis, 2011</small>	9	13	12	yes	0	6	0	0.26	29.765
Coffee machine <small>Asirelli et al. @ SPLC'11</small>	14	23	15	yes	0	14	0	0.29	30.305
Soup component <small>Belder et al. @ FMSPL'15</small>	13	28	18	yes	0	7	0	0.316	30.85
Mine pump (system) <small>Classen, PhD thesis, 2011</small>	25	41	22	no	0	25	1	0.344	31.704
Mine pump (controller) <small>Classen, PhD thesis, 2011</small>	77	104	22	no	0	59	4	0.548	36.295
Coffee/Soup machine <small>Belder et al. @ FMSPL'15</small>	182	691	33	yes	8	284	0	37.766	119.427
Mine pump (complete) <small>Classen, PhD thesis, 2011</small>	418	1,255	26	yes	0	308	0	98.994	119.127
Claroline <small>Devroey et al. @ VaMoS'14</small>	107	11,236	106	yes	0	259	0	2413.8	2010.229

The experiments were performed on a virtual machine Gentoo 201905, CLI Version VirtualBox (VDI) 64 bit, with 2048 Mb of allocated memory on a Windows 10 Pro 64 bit with 16 Gb of RAM and CPU AMD Ryzen 7 1700X (8 core, 16 threads, 3.4 Ghz)

Benchmark experiments (2/3) [SPLC19] vs. [EMSE22]

FTS	characteristics			computational effort				results
				implementation [SPLC19]		implementation [EMSE22]		
	S	δ	Σ	runtime (s)	memory usage (Mb)	runtime (s)	memory usage (Mb)	runtime speedup
Vending machine <small>Classen, PhD thesis, 2011</small>				9	13	12	0.92	
Coffee machine <small>Asirelli et al. @ SPLC'11</small>	14	23	15	2.822	40.140	0.29	30.305	9.72x
Soup component <small>Belder et al. @ FMSPL'15</small>	13	28	18	2.544	40.870	0.316	30.85	8.05x
Mine pump (system) <small>Classen, PhD thesis, 2011</small>	25	41	22	2.192	41.899	0.344	31.704	6.37x
Mine pump (controller) <small>Classen, PhD thesis, 2011</small>	77	104	22	8.12	49.091	0.548	36.295	14.82x
Coffee/Soup machine <small>Belder et al. @ FMSPL'15</small>	182	691	33	timeout	–	37.766	119.427	>7200.00x
Mine pump (complete) <small>Classen, PhD thesis, 2011</small>	418	1,255	26	timeout	–	98.994	119.127	>7200.00x
Claroline <small>Devroey et al. @ VaMoS'14</small>	107	11,236	106	timeout	–	2413.8	2010.229	>7200.00x


The experiments were performed on a virtual machine Gentoo 201905, CLI Version VirtualBox (VDI) 64 bit, with 2048 Mb of allocated memory on a Windows 10 Pro 64 bit with 16 Gb of RAM and CPU AMD Ryzen 7 1700X (8 core, 16 threads, 3.4 Ghz)

FTS	characteristics			computational effort				results
				full-fledged implementation		specialised implementation		
	S	δ	Σ	runtime (s)	memory usage (Mb)	runtime (s)	memory usage (Mb)	runtime fraction
Coffee/Soup machine <small>Belder <i>et al.</i> @ FMSPL'15</small>				182	691	33	37.766	119.427
Mine pump (complete) <small>Classen, PhD thesis, 2011</small>	417	1,255	26	98.994	119.127	2.948	68.969	2.97%
Claroline <small>Devroey <i>et al.</i> @ VaMoS'14</small>	107	11,236	106	2413.8	2010.229	86.752	551.888	3.59%


The experiments were performed on a virtual machine Gentoo 201905, CLI Version VirtualBox (VDI) 64 bit, with 2048 Mb of allocated memory on a Windows 10 Pro 64 bit with 16 Gb of RAM and CPU AMD Ryzen 7 1700X (8 core, 16 threads, 3.4 Ghz)

Wrap up of Part I


Detect and remove ambiguities



VMC: model checking MTS_v



FTS4VMC: front-end for VMC: model checking MTS_v /FTS



Part II

Modal Transition Systems (MTSs) with variability constraints (MTS v)

Part I


- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments

Part II

- **Modal Transition System with variability constraints (MTS_v)**
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

An MTS_v adds to an LTS so-called **may** and **must** transitions
+ (variability) constraints


Asirelli et al., Formal Description of Variability in Product Families @ SPLC'11
ter Beek et al., Modelling and analysing variability in product families. JLAMP, 2016




Constraints {

```
pay ALT free // precisely one must be present
soda OR tea // at least one must be present
takefree IFF free // either both or none are present
open ALT takefree // precisely one must be present
```


}




Product LTSs of MTS ν of example SPL




⇓ {pay,soda,tea,open}



Product LTSs of MTS_v of example SPL



⇓ {pay, cancel, soda, open}



Theorem (FTS2MTS_v transformation sound and complete)

Let \mathcal{F} be an FTS and let \mathcal{M} be the MTS_v generated from \mathcal{F} according to the FTS2MTS_v model transformation algorithm.

Then the sets of derived variants $\text{lts}(\mathcal{F})$ and $\text{lts}(\mathcal{M})$ coincide, up to dummy transitions and action relabelling.

ter Beek et al., From FTSs to MTSs with Variability Constraints © SEFM'15

Theorem (FTS2MTS_v transformation sound and complete)

Let \mathcal{F} be an FTS and let \mathcal{M} be the MTS_v generated from \mathcal{F} according to the FTS2MTS_v model transformation algorithm.

Then the sets of derived variants $\text{lts}(\mathcal{F})$ and $\text{lts}(\mathcal{M})$ coincide, up to dummy transitions and action relabelling.

ter Beek et al., From FTSs to MTSs with Variability Constraints © SEFM'15

Theorem (MTS_v2FTS transformation sound and complete)

Let \mathcal{M} be an MTS_v and let \mathcal{F} be the FTS generated from \mathcal{M} according to the MTS_v2FTS model transformation algorithm.

Then $\text{lts}(\mathcal{M}) = \text{lts}(\mathcal{F})$.

Model checking principles


Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

What is model checking? [skip]



Modelling phase:

- model the system under consideration using the model description language of the model checker at hand
- as a first sanity check and quick assessment of the model perform some simulations
- formalise the property to be checked using the property specification language

Running phase:

- run the model checker to check the validity of the property in the system model

Analysis phase:

- property satisfied? → check next property (if any)
- property violated? →
 1. analyse generated counterexample by simulation
 2. refine the model, design or property
 3. repeat the entire procedure
- out of memory? → try to reduce the model and try again

- **General** verification approach, applicable to a wide range of applications (e.g., embedded systems, software engineering, hardware design)
- Supports **partial** verification, i.e. properties can be checked individually, allowing to focus on essential properties first (no complete requirement specification needed)
- Not vulnerable to likelihood that an error is exposed; this contrasts with testing and simulation that are aimed at tracing the most probable defects
- Provides **diagnostic info** in case a property is invalidated: very useful for debugging
- **Potentially a “push-button” technology**, requiring neither a high degree of user interaction nor a high degree of expertise
- Enjoys a rapidly increasing **interest by industry**: several companies have started their in-house verification labs (e.g., Amazon), frequent job offers with required skills in model checking, and commercial model checkers have become available
- Easy **integration** in existing development cycles: its learning curve is not very steep, empirical studies indicate that it may lead to shorter development times
- **Sound and mathematical underpinning**, based on theory of graph algorithms, data structures and logic

- General verification approach, applicable to a wide range of applications (e.g., embedded systems, software engineering, hardware design)
- Supports partial verification, i.e. properties can be checked individually, allowing to focus on essential properties first (no complete requirement specification needed)
- Not vulnerable to likelihood that an error is exposed; this contrasts with testing and simulation that are aimed at tracing the most probable defects
- Provides diagnostic info in case a property is invalidated: very useful for debugging
- **Potentially a “push-button” technology**, requiring neither a high degree of user interaction nor a high degree of expertise
- Enjoys a rapidly increasing interest by industry: several companies have started their in-house verification labs (e.g., Amazon), frequent job offers with required skills in model checking, and commercial model checkers have become available
- Easy integration in existing development cycles: its learning curve is not very steep, empirical studies indicate that it may lead to shorter development times
- Sound and mathematical underpinning, based on theory of graph algorithms, data structures and logic

- Mainly appropriate to **control-intensive** applications and less suited for data-intensive applications as data typically ranges over infinite domains
- Applicability subject to **decidability** issues: for infinite-state systems or reasoning about abstract data types (which requires undecidable or semi-decidable logics), model checking is in general not effectively computable
- Verifies a **system model**, and not the actual system (product or prototype) itself: **any obtained result is thus as good as the system model** (need complementary techniques, like testing, to find fabrication faults (for HW) or coding errors (for SW))
- Checks only **stated requirements**, i.e. **no guarantee of completeness**, since the validity of properties that are not checked cannot be judged
- Suffers from **state space explosion** problem: number of states needed to model the system accurately may easily exceed the amount of available computer memory (despite the development of several very effective methods to combat this problem, models of realistic systems may still be too large to fit in memory)
- Its usage requires some **expertise** in finding appropriate abstractions to obtain smaller system models and to state properties in the logical formalism used
- Correct results not guaranteed: like any tool, it may contain **software defects**
- Does not allow checking **generalizations**: in general, checking systems with an arbitrary number of components, or parameterized systems, cannot be treated

- Mainly appropriate to control-intensive applications and less suited for data-intensive applications as data typically ranges over infinite domains
- Applicability subject to decidability issues: for infinite-state systems or reasoning about abstract data types (which requires undecidable or semi-decidable logics), model checking is in general not effectively computable
- Verifies a **system model**, and not the actual system (product or prototype) itself: **any obtained result is thus as good as the system model** (need complementary techniques, like testing, to find fabrication faults (for HW) or coding errors (for SW))
- Checks only **stated requirements**, i.e. **no guarantee of completeness**, since the validity of properties that are not checked cannot be judged
- Suffers from state space explosion problem: number of states needed to model the system accurately may easily exceed the amount of available computer memory (despite the development of several very effective methods to combat this problem, models of realistic systems may still be too large to fit in memory)
- Its usage requires some expertise in finding appropriate abstractions to obtain smaller system models and to state properties in the logical formalism used
- Correct results not guaranteed: like any tool, it may contain software defects
- Does not allow checking generalizations: in general, checking systems with an arbitrary number of components, or parameterized systems, cannot be treated

Temporal logic: LTL, (A)CTL, v-CTL

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments



Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-ACTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

Doubly-Labelled Transition System (L^2TS)


A **Doubly-Labelled Transition System** (L^2TS) is a sextuple $(S, \Sigma, s_0, \delta, AP, L)$ in which (S, Σ, s_0, δ) is an LTS, AP is a set of **atomic propositions**, and $L: S \rightarrow 2^{AP}$ is a function labelling each state with a set of AP (here singleton)

De Nicola & Vaandrager, Three Logics for Branching Bisimulation. *J. ACM*, 1995



Kripke structure: only state labelling, no transition labelling

We have seen that possible system evolutions can be described by a directed graph (LTS, L^2TS , FTS, ...), where nodes and edges may be labelled with properties and events



We can reason on the properties of such graphs by evaluating, starting from the initial state, temporal logic formulas

Temporal logic formulas are formed by composing temporal operators, the most classical of which are of the form:

- ALWAYS** $G \phi$, meaning ϕ is Globally true from now on
- EVENTUALLY** $F \phi$, meaning ϕ is eventually true in the Future
- NEXT** $X \phi$, meaning ϕ is true in the neXt state
- UNTIL** $\phi_1 U \phi_2$, meaning ϕ_2 is eventually true, and
Until that point ϕ_1 is always true

Temporal logic formulas are formed by composing temporal operators, the most classical of which are of the form:

ALWAYS	$G \phi$, meaning ϕ is Globally true from now on
EVENTUALLY	$F \phi$, meaning ϕ is eventually true in the Future
NEXT	$X \phi$, meaning ϕ is true in the neXt state
UNTIL	$\phi_1 U \phi_2$, meaning ϕ_2 is eventually true, and Until that point ϕ_1 is always true


Depending on the formal verification framework, formulas are evaluated:

- Independently, on all elements of the set of possible execution sequences, without considering the branching structure of the system evolutions
- Or considering the actual branching structure of the system evolutions

And these operators can refer to just the names of events, to just the properties of states, or to both

Linear Temporal Logic (LTL)


Pnueli, The temporal logic of programs @ FOCS'77



$G (\text{servng} \Rightarrow (F \text{taken}))$: for all paths, it is always (globally) true that a state satisfying **servng** is eventually followed by a (future) state satisfying **taken**

Linear Temporal Logic (LTL)

Pnueli, The temporal logic of programs @ FOCS'77




$G (\text{servng} \Rightarrow (F \text{taken}))$: for all paths, it is always (globally) true that a state satisfying **servng** is eventually followed by a (future) state satisfying **taken**

$(F \text{taken}) \Rightarrow (F \text{servng})$: for all paths, if the path eventually contains a (future) state satisfying **taken**, then it must contain also a (future) state satisfying **servng**

Computation Tree Logic (CTL)


Clarke & Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic @ Logic of Programs Workshop'81



AG EF taken: for all (A) paths it is globally (G) true that there exists (E) a possibility to eventually (F) reach a (future) state satisfying **taken**

Action-based Computation Tree Logic (ACTL)

De Nicola & Vaandrager, Three Logics for Branching Bisimulation. *J. ACM*, 1995



$AG EF \textit{taken}$: for all (A) paths it is globally (G) true that there exists (E) a possibility to eventually (F) reach a (future) state satisfying **taken**

$AF_{\textit{take} \vee \textit{cancel}}$: all (A) paths eventually (F) lead to a (future) transition for which **take** or **cancel** holds

$[\textit{pay}] EX_{\textit{change}}$: if **pay** holds for one of the next transitions, then after it, there must exist (E) a next (X) transition for which **change** holds

$[\textit{act}] \phi$ is a shorthand for $\neg EX_{\textit{act}} \neg \phi$

ter Beek et al., Modelling and analysing variability in product families. *JLAMP*, 2016

ACTL + dedicated **variability-aware** versions of temporal operators, e.g.:

$F^{\square} \phi$, meaning ϕ is eventually true in the Future, and until that point, all transitions are **must** transitions

$F_{\chi}^{\square} \phi$, meaning the same as $F^{\square} \phi$, but that point is reached by executing an action satisfying χ

$X^{\square} \phi$, meaning ϕ is true in the neXt state, reached by a **must** transition

$X_{\chi}^{\square} \phi$, meaning the same as $X^{\square} \phi$, but that neXt state is reached by a **must** transition labelled with an action satisfying χ

ter Beek et al., Modelling and analysing variability in product families. *JLAMP*, 2016

ACTL + dedicated **variability-aware** versions of temporal operators, e.g.:

$F^{\square} \phi$, meaning ϕ is eventually true in the Future, and until that point, all transitions are **must** transitions

$F_{\chi}^{\square} \phi$, meaning the same as $F^{\square} \phi$, but that point is reached by executing an action satisfying χ

$X^{\square} \phi$, meaning ϕ is true in the neXt state, reached by a **must** transition


$X_{\chi}^{\square} \phi$, meaning the same as $X^{\square} \phi$, but that neXt state is reached by a **must** transition labelled with an action satisfying χ

v-ACTLive[□] is a specific subset of v-ACTL with the following property: any formula that is true for a **live** MTS v , is also true for all product LTSs

1. Universal (A) properties that hold for all execution paths (thus also for the subset of MTS_v paths corresponding to a product)
2. Properties that hold for **must** paths (thus present in all products)
3. Negations of existential (E) properties that do not hold on any path

1. Universal (A) properties that hold for all execution paths (thus also for the subset of MTS_v paths corresponding to a product)
2. Properties that hold for **must** paths (thus present in all products)
3. Negations of existential (E) properties that do not hold on any path

Example v-ACTLive[□] formulas of properties that can thus be verified in a family-based manner with VMC (with a **linear complexity**)



1. $AG AF_{takefree \vee takepaid \vee cancel} \top$
2. $[pay] EX_{change}^{\square}$ (also $[pay] AX_{change}$, but not $[pay] EX_{change}$ seen before)
3. $AG [tea] \neg E [cancel U S1]$

VMC

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of $MTSs$
- Family-based model checking of FTSs
- FTS4VMC toolchain

- VMC is not an industry-ready production/verification tool
- VMC is an academic prototype for research and education

- VMC is not an industry-ready production/verification tool
- VMC is an academic prototype for research and education

VMC:

- Part of the KandISTI framework, developed by the FMT lab at CNR-ISTI (<https://fmt.isti.cnr.it/kandisti>)
- Freely usable online (<https://fmt.isti.cnr.it/vmc>)
- Command line based executables freely downloadable (Linux, Mac, Windows)
- Available as a local web server for MacOS

VMC:

- Input models in the form of a set of process-algebraic definitions
- Displays all possible family evolutions in the form of an MTS graph
- Supports a comprehensive temporal logic interpreted on L^2TSs

VMC:

- Input models in the form of a set of process-algebraic definitions
- Displays all possible family evolutions in the form of an MTS graph
- Supports a comprehensive temporal logic interpreted on L^2TSs

VMC offers product- and family-based model checking of MTS_{vs}:


- Allows to verify (some of the) properties such that they hold for **all** LTS products of the MTS family ... and to receive feedback when such properties do not hold ('family-based')
- Allows to generate all the valid products of an MTS family ... and to separately verify properties on them (product-based)

... with a **linear complexity**

Textual model encoding as process definitions




```
1
2 -- VENDING MACHINE - MTSv version
3
4 S1 = pay(may) .S2
5     + free(may) .S3
6 S2 = change(must) .S3
7 S3 = cancel(may) .S4
8     + soda(may) .S5
9     + tea(may) .S6
10 S4 = return(must) .S1
11 S5 = serveSoda(must) .S7
12 S6 = serveTea(must) .S7
13 S7 = takefree(may) .S1
14     + open(may) .S8
15 S8 = takepaid(must) .S9
16 S9 = close(must) .S1
17
18
19 net SYS = S1
20
21 Constraints {
22   pay ALT free
23   soda OR tea
24   takefree IFF free
25   open ALT takefree
26 }
27
28
29
30
31
```



The properties preserved for all LTS products are those that hold for **all** possible executions—and use a **live** fragment of the MTS_v (**live implies no hidden deadlocks!**)

The properties preserved for all LTS products are those that hold for **all** possible executions—and use a **live** fragment of the MTS_v (**live implies no hidden deadlocks!**)

VMC notifies whenever preservation of an analysis result applies:



VMC V6.5
(2019)

● ● ● ● ●

- Edit Model
- View Current Model
- Explore the MTS
- Draw Family MTS
- Generate Products
- Welcome
- Quit

Kandinsky 1908

The Formula: *AF {serveSoda or (serveTea or cancel)} true*
is **TRUE**

The formula holds for ALL the MTS variants
(evaluation time= 0.062 sec.)

(total states generated= 8, computations fragments generated= 12, total evaluation time= 0.062 sec.)

ACTL-UCTL-SocL-vACTL

AF {serveSoda or serveTea or cancel}

Check The Formula Explain the Result

VMC explanation for the formula $AG [pay] AF_{takepaid} \top$

VMC V6.5
(2019)

● ● ● ● ●

Edit Model

View Current Model


Explore the MTS

Draw Family MTS

Generate Products

Welcome

Quit



Kandinsky 1908

⊗ **The formula:**
 $AG [pay] AF \{takepaid\} true$
 is **FOUND_FALSE** in State C1


This happens because the subformula:
 $[pay] AF \{takepaid\} true$
 is already **Not Satisfied** in State C1

⊗ **The formula:**
 $[pay] AF \{takepaid\} true$
 is **FOUND_FALSE** in State C1

This happens because
 C1 \rightarrow C2 {may, pay}
 the transition label satisfies the action expression *pay*
 but in State C2 the subformula:
 $AF \{takepaid\} true$ **Is Not Satisfied**.

⊗ **The formula:**
 $AF \{takepaid\} true$
 is **FOUND_FALSE** in State C2

This happens because there is at least one maximal path from C2 in which all transitions DO NOT satisfy the action expression *takepaid*.
 For example:
 C2 \rightarrow C3 {change}
 C3 \rightarrow C4 {cancel, may}
 C4 \rightarrow C1 {return}
 C1 \rightarrow C2 {may, pay} (C2 closes a loop)
 is one of the above mentioned failing paths.



VMC lists for each product the action labels of all may transitions that have been preserved (as must transitions) in that product LTS

VMC V6.5
(2019)

● ● ● ● ●

New Model ...

Edit Current Model

Explore the MTS


View Current Model

Draw Family MTS

Generate Products

Welcome

Quit



Kandinsky 1908

Evaluation of the formula "[pay] AF {takePaid} true" on all family products

product+CancelPurchase+FreeDrinks+Soda+Tea_12	Formula evaluates	TRUE
product+CancelPurchase+FreeDrinks+Soda_08	Formula evaluates	TRUE
product+CancelPurchase+FreeDrinks+Tea_10	Formula evaluates	TRUE
product+CancelPurchase+FreeDrinks+Tea_10	Formula evaluates	TRUE
product+CancelPurchase+Soda+Tea_06	Formula evaluates	FALSE
product+CancelPurchase+Soda_02	Formula evaluates	FALSE
product+CancelPurchase+Tea_04	Formula evaluates	FALSE
product+FreeDrinks+Soda+Tea_11	Formula evaluates	TRUE
product+FreeDrinks+Soda_07	Formula evaluates	TRUE
product+FreeDrinks+Tea_09	Formula evaluates	TRUE
product+Soda+Tea_05	Formula evaluates	TRUE
product+Soda_01	Formula evaluates	TRUE
product+Tea_03	Formula evaluates	TRUE

Logic Formula for all Products

[pay] AF {takePaid} true

Check The Formula	Explain the Result
-------------------------	--------------------------

Family-based model checking FTSs

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v -ACTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- FTS4VMC toolchain

Note

1. Any FTS \mathcal{F} can trivially be transformed into an MTS \mathcal{F}_{MTS}
(must \rightarrow necessary transitions, featured \rightarrow optional transitions,
all transitions admissible, remove all feature expressions)
2. If the FTS is unambiguous, then the corresponding MTS is **live**
(as it has no hidden deadlocks, and all must transitions are necessary)

Note

1. Any FTS \mathcal{F} can trivially be transformed into an MTS \mathcal{F}_{MTS}
(must \rightarrow necessary transitions, featured \rightarrow optional transitions,
all transitions admissible, remove all feature expressions)
2. If the FTS is unambiguous, then the corresponding MTS is **live**
(as it has no hidden deadlocks, and all must transitions are necessary)

This allows to carry over a result for MTS v s to unambiguous FTSs:

ter Beek *et al.*, Modelling and analysing variability in product families. *JLAMP*, 2016

Note

1. Any FTS \mathcal{F} can trivially be transformed into an MTS \mathcal{F}_{MTS}
(must \rightarrow necessary transitions, featured \rightarrow optional transitions,
all transitions admissible, remove all feature expressions)
2. If the FTS is unambiguous, then the corresponding MTS is **live**
(as it has no hidden deadlocks, and all must transitions are necessary)

This allows to carry over a result for MTS v s to unambiguous FTSs:

ter Beek *et al.*, Modelling and analysing variability in product families. *JLAMP*, 2016

Any formula ϕ of v -ACTLive[□] is preserved by live FTSs: given a live FTS \mathcal{F} , whenever $\mathcal{F}_{\text{MTS}} \models \phi$, then $\mathcal{F}|_{\lambda} \models \phi$ for all products $\mathcal{F}|_{\lambda}$ of \mathcal{F}

FTS4VMC: front-end for VMC (family-based model checking MTS_{vs} and FTSs)

Part I

- Software Product Line Engineering (SPLE): variability, features
- Behavioural variability modelling and analysis
 - Product- vs family-based analysis
 - Featured Transition System (FTS)
 - Ambiguities: dead/false optional transitions, hidden deadlocks
- Automated static analysis of FTSs
 - Detecting ambiguities: criteria, SAT solving, implementation
 - Disambiguating FTSs: benchmark experiments

Part II

- Modal Transition System with variability constraints (MTS_v)
- Model checking principles, temporal logic: LTL, (A)CTL, v-CTL
- VMC: family-based model checking of MTSs
- Family-based model checking of FTSs
- **FTS4VMC toolchain**

What is it?

A research tool developed in Python to model check properties on FTSs expressed in v-ACTLive[□] in a family-based manner with VMC

What is it?

A research tool developed in Python to model check properties on FTSs expressed in v-ACTLive[□] in a family-based manner with VMC

Where I can get it?

Source code is available on [GitHub](#)



Preconfigured Docker image on [DockerHub](#)



What is it?

A research tool developed in Python to model check properties on FTSs expressed in v-ACTLive[□] in a family-based manner with VMC

Where I can get it?

Source code is available on [GitHub](#)




Preconfigured Docker image on [DockerHub](#)



What does it do?

1. Provide a simple UI to work with the proposed toolchain
2. Implements automatic ambiguities removal as shown before
3. Convert unambiguous FTSs into MTSs compatible with VMC


Toolchain: family-based model checking of MTS_vs



The **green** blocks are automated by the toolchain (FTS4VMC+VMC)

The **blue** and **green** steps (applied to FTSs) are realised by FTS4VMC

Toolchain: family-based model checking of MTS_v *vs* and FTSs



The **green** blocks are automated by the toolchain (FTS4VMC+VMC)

The **blue** and **green** steps (applied to FTSs) are realised by FTS4VMC

Conclusion and outlook

1. Efficient static analysis of FTSs:

- scalable algorithm
- proof of correctness [EMSE22]
- benchmark experiments

1. Efficient static analysis of FTSs:
 - scalable algorithm
 - proof of correctness [EMSE22]
 - benchmark experiments

2. Efficient verification of FTSs:
 - a kind of family-based model checking
 - both linear- and branching-time properties

1. Efficient static analysis of FTSs:
 - scalable algorithm
 - proof of correctness [EMSE22]
 - benchmark experiments
2. Efficient verification of FTSs:
 - a kind of family-based model checking
 - both linear- and branching-time properties
3. Automated by a toolchain:
 - publicly available front-end tool FTS4VMC

1. Efficient static analysis of FTSs:
 - scalable algorithm
 - proof of correctness [EMSE22]
 - benchmark experiments
2. Efficient verification of FTSs:
 - a kind of family-based model checking
 - both linear- and branching-time properties
3. Automated by a toolchain:
 - publicly available front-end tool FTS4VMC
4. Ongoing work:
 - integrating FTS2PROMELA transformation

Note

1. Any FTS \mathcal{F} can trivially be transformed into an MTS \mathcal{F}_{MTS} (must \rightarrow necessary transitions, featured \rightarrow optional transitions, all transitions admissible, remove all feature expressions)
2. If the FTS is unambiguous, then the corresponding MTS is **live** (as it has no hidden deadlocks, and all must transitions are necessary)

This allows to carry over a result for MTS_vs to unambiguous FTSs:

ter Beek *et al.*, Modelling and analysing variability in product families. *JLAMP*, 2016

Any formula ϕ of v-ACTLive[□] is preserved by live FTSs: given a live FTS \mathcal{F} , whenever $\mathcal{F}_{\text{MTS}} \models \phi$, then $\mathcal{F}|_{\lambda} \models \phi$ for all products $\mathcal{F}|_{\lambda}$ of \mathcal{F}

A path in an LTS is *maximal* if it cannot be extended further

Model checking LTL formulas on an LTS reduces to analysing its maximal paths: an LTL formula is valid if it holds for all maximal paths

A path in an LTS is *maximal* if it cannot be extended further

Model checking LTL formulas on an LTS reduces to analysing its maximal paths: an LTL formula is valid if it holds for all maximal paths

Note

1. Trivially carries over to FTSs, by ignoring the feature expressions
2. If the FTS is live, then the set of maximal paths of any product is a subset of the set of maximal paths of the FTS

A path in an LTS is *maximal* if it cannot be extended further

Model checking LTL formulas on an LTS reduces to analysing its maximal paths: an LTL formula is valid if it holds for all maximal paths

Note

1. Trivially carries over to FTSs, by ignoring the feature expressions
2. If the FTS is live, then the set of maximal paths of any product is a subset of the set of maximal paths of the FTS

Thus:


Any formula ϕ of LTL is preserved by live FTSs: given a live FTS \mathcal{F} , whenever $\mathcal{F}_{LTS} \models \phi$, then $\mathcal{F}|_{\lambda} \models \phi$ for all products $\mathcal{F}|_{\lambda}$ of \mathcal{F}

Example LTL formulas that can thus be verified with SPIN (for instance):

<http://spinroot.com/>


Example LTL formulas that can thus be verified with SPIN (for instance):

<http://spinroot.com/>



Example LTL formulas that can thus be verified with SPIN (for instance):


<http://spinroot.com/>




1. $G(\text{selected} \Rightarrow F \text{ served})$: after a beverage has been *selected*, the vending machine will always eventually have *served* a beverage
2. $G(\text{served} \Rightarrow F \text{ taken})$: after a beverage has been *served*, a customer will always eventually have *taken* the beverage

Example LTL formulas that can thus be verified with SPIN (for instance):

<http://spinroot.com/>



1. $G(\text{selected} \Rightarrow F \text{ served})$: after a beverage has been *selected*, the vending machine will always eventually have *served* a beverage
2. $G(\text{served} \Rightarrow F \text{ taken})$: after a beverage has been *served*, a customer will always eventually have *taken* the beverage



- SPLC19 M.H. ter Beek, F. Damiani, M. Lienhardt, F. Mazzanti, and L. Paolini, Static Analysis of Featured Transition Systems. In Proceedings 23rd International Systems and Software Product Line Conference (SPLC'19), ACM, 2019, 39–51 (**best paper**) <https://doi.org/10.1145/3336294.3336295>
- EMSE22 M.H. ter Beek, F. Damiani, M. Lienhardt, F. Mazzanti, and L. Paolini, Efficient Static Analysis and Verification of Featured Transition Systems. *Empirical Software Engineering* 22, 1 (2022), 10:1–10:43 <https://doi.org/10.1007/s10664-020-09930-8>
- SPLC21 M.H. ter Beek, F. Mazzanti, F. Damiani, L. Paolini, G. Scarso, M. Valfrè, and M. Lienhardt, Static Analysis and Family-based Model Checking of Featured Transition Systems with VMC. In Proceedings 25th International Systems and Software Product Line Conference (SPLC'21), ACM, 2021 (**tool demo**) <https://doi.org/10.1145/3461002.3473071>
- SCP22 M.H. ter Beek, F. Damiani, M. Lienhardt, F. Mazzanti, L. Paolini, and Giordano Scarso, FTS4VMC: A front-end tool for static analysis and family-based model checking of FTSs with VMC. *Science of Computer Programming* 224 (2022), 102879 (**original software publication**) <https://doi.org/10.1016/j.scico.2022.102879>

It would be great to meet some of you at **FM 2024**:

- Submission: April 19th
- Conference: September 9th–13th
- Co-located: FACS, FMICS, LOPSTR/PPDP, TAP



<https://www.fm24.polimi.it/>